Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient architecture for high-performance DSP-based SERDES

Efficient architecture for high-performance DSP-based SERDES

US Patent 11689395 · Granted Jun 27, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient architecture for high-performance DSP-based long-reach SERDES2025
Efficient architecture for high-performance DSP-based long-reach SERDES2025
High-speed interconnect solutions with support for secondary continuous time in-2020
High-speed interconnect solutions with support for secondary continuous time in-2020
High-speed interconnect solutions with support for co-propagating and counter-pr2020
High-speed interconnect solutions with support for continuous time back channel 2020
High-speed interconnect solutions with support for continuous time in-band back 2019
Backchannel protocol for link training and adaptation2018
Remote TX training with a re-timer2017
Automatic configuration of a repeater2016
Modular low power serializer-deserializer2016
Automatic recover after loss of signal event in a network device2016