Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power reduction in very large-scale integration (VLSI) systems

Power reduction in very large-scale integration (VLSI) systems

US Patent 11675944 · Granted Jun 13, 2023

Estimated economic value: $5,486,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive SRAM memory control2025
Clock gating circuit for avoiding out-of-spec clock operations in self-timed cir2024
Adaptive keeper for supply-robust circuits2024
Analysis of signal transitions in feedback circuits2021
Locating failures in memory with redundancy2020
Area-efficient dynamic capacitor circuit for noise reduction in VLSI circuits2020
Self-timed, log-space, voltage-controlled delay line2017
Self-timed, log-space, voltage-controlled delay line2017
Structure for static random access memory2016
Structure for static random access memory2016
Structure for static random access memory2016
Structure for static random access memory2016