Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Family of lossy sparse load SIMD instructions

Family of lossy sparse load SIMD instructions

US Patent 11663001 · Granted May 30, 2023

Estimated economic value: $479,500,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Super-temporal cache replacement policy2025
Dynamic repartition of memory physical address mapping2025
Enforcing central processing unit quality of service guarantees when servicing a2025
Default boost mode state for devices2025
Register compaction with early release2024
DMA engines configured to perform first portion data transfer commands with a fi2024
Hardware device for enforcing atomicity for memory operations2024
Exploiting fine-grained structured weight sparsity in systolic arrays2024
Compiler-initiated tile replacement to enable hardware acceleration resources2023
Dynamic repartition of memory physical address mapping2023
Allreduce enhanced direct memory access functionality2023
Sparse systolic array design2023