Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error correction for dynamic data in a memory that is row addressable and column addressable

Error correction for dynamic data in a memory that is row addressable and column addressable

US Patent 11657889 · Granted May 23, 2023

Estimated economic value: $11,397,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Soft read for NVM that is subject to destructive reads2025
Soft read for NVM that is subject to destructive reads2025
Background data refresh using soft reads2025
Sparse column-aware encodings for numeric data types2025
Variable node data management for integrity check in memory systems2025
Methods and systems for error-detecting during iterative decoding2025
Soft read operations with progressive data output2025
Check node updates in bit flipping decoders2025
Systems and methods for operating low-density parity-check bit-flipping decoder2025
Data storage system with parallel array of dense memory cards and high airflow2025
Methods and systems for error-detecting during iterative decoding2025
Check node data compression in memory systems2025