Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enabling secure state-clean during configuration of partial reconfiguration bitstreams on FPGA

Enabling secure state-clean during configuration of partial reconfiguration bitstreams on FPGA

US Patent 11651111 · Granted May 16, 2023

Estimated economic value: $11,130,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computational storage in a function-as-a-service architecture2025
Multi-purpose interface for configuration data and user fabric data2025
Technologies for secure I/O with accelerator devices2025
Enabling secure state-clean during configuration of partial reconfiguration bits2025
Enabling secure state-clean during configuration of partial reconfiguration bits2025
Enabling secure state-clean during configuration of partial reconfiguration bits2025
Enabling secure state-clean during configuration of partial reconfiguration bits2025
Attestation of operations by tool chains2025
Interconnect architecture with silicon interposer and EMIB2025
Enabling late-binding of security features via configuration security controller2025
Enabling late-binding of security features via configuration security controller2025
Enabling late-binding of security features via configuration security controller2025