Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Co-integration of gate-all-around FET, FINFET and passive devices on bulk substrate

Co-integration of gate-all-around FET, FINFET and passive devices on bulk substrate

US Patent 11646306 · Granted May 9, 2023

Estimated economic value: $3,203,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct backside self-aligned contact2025
Support dielectric fin to prevent gate flop-over in nanosheet transistors2025
Stacked transistors having self aligned backside contact with backside replaceme2025
Self-aligned contact (SAC) in nanosheet transistors2025
Interconnect structure including patterned metal lines2025
Enhanced linerless vias2025
Enhanced linerless vias2025
Liner-less via contact2025
Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Semiconductor device having hybrid middle of line contacts2025
Semiconductor device having hybrid middle of line contacts2025