Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrating and accessing passive components in wafer-level packages

Integrating and accessing passive components in wafer-level packages

US Patent 11646288 · Granted May 9, 2023

Estimated economic value: $19,706,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Buried power rails integrated with decoupling capacitance2025
Bare-die smart bridge connected with copper pillars for system-in-package appara2025
Method to implement wafer-level chip-scale packages with grounded conformal shie2025
Semiconductor structure and method for forming a semiconductor structure2025
Fan out package with integrated peripheral devices and methods2025
Bare-die smart bridge connected with copper pillars for system-in-package appara2025
Integrating and accessing passive components in wafer-level packages2025
Integrating and accessing passive components in wafer-level packages2025
Integrating and accessing passive components in wafer-level packages2025
Assembly of 2XD module using high density interconnect bridges2024
Method to implement wafer-level chip-scale packages with grounded conformal shie2024
Package formation methods including coupling a molded routing layer to an integr2024