Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for detecting or preventing false detection of three error bits by SEC

Systems and methods for detecting or preventing false detection of three error bits by SEC

US Patent 11611358 · Granted Mar 21, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhancing cache dirty information2024
Enhancing cache dirty information2022
Efficient decoding of n-dimensional error correction codes2022
Efficient decoding of n-dimensional error correction codes2021
Non volatile memory controller device and method for adjustment2020
Pooled frontline ECC decoders in memory systems2020
System and method for improved memory error rate estimation2020
Low power error correcting code (ECC) system2019
Optimal LDPC bit flip decision2019
Low BER hard-decision LDPC decoder2019
Soft decision LDPC decoder with improved LLR from neighboring bits2019
Low BER hard-decision LDPC decoder2018