Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems, devices, and methods for efficient usage of IO section breaks in memory devices

Systems, devices, and methods for efficient usage of IO section breaks in memory devices

US Patent 11581035 · Granted Feb 14, 2023

Estimated economic value: $11,066,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory arrays with vertical transistors and the formation thereof2025
Circuit for tracking access occurrences2025
Methods for row hammer mitigation and memory devices and systems employing the s2024
Multi-level cells, and related arrays, devices, systems, and methods2024
Apparatuses and methods for compensated sense amplifier with cross coupled N-typ2024
Apparatuses and methods for single-ended sense amplifiers2024
3D DRAM with multiple memory tiers and vertically extending digit lines2024
Apparatuses and methods for tracking victim rows2024
Methods for row hammer mitigation and memory devices and systems employing the s2023
Apparatuses and methods for controlling steal rates2023
Apparatuses and methods for sense line architectures for semiconductor memories2023
Apparatus with latch correction mechanism and methods for operating the same2023