{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Read cache for reset read disturb mitigation", "item": "https://www.patentleaderboard.com/patent/11568932"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read cache for reset read disturb mitigation

Read cache for reset read disturb mitigation

US Patent 11568932 · Granted Jan 31, 2023

Estimated economic value: $12,340,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory array decoding and interconnects2025
Triggering of stronger write pulses in a memory device based on prior read opera2024
Triggering of stronger write pulses in a memory device based on prior read opera2024
Buried lines and related fabrication techniques2024
Processing method and processing device for saving energy of base station2024
Cross-point memory array with access lines2024
Memory device architecture using multiple physical cells per bit to improve read2024
Evaluation of background leakage to select write voltage in memory devices2024
Memory block characteristic determination2024
Generating patterns for memory threshold voltage difference2024
Generating patterns for memory threshold voltage difference2024
Thin film transistors and related fabrication techniques2024