Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programming techniques for memory devices having partial drain-side select gates

Programming techniques for memory devices having partial drain-side select gates

US Patent 11562798 · Granted Jan 24, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Real time ramp rate adjustment for better performance and current consumption tr2025
Systems and methods for birth time-based FIFO cache reaping2025
Non-volatile memory with adjustable ramp rate2025
Open block detection using current consumption peak during fourth time period of2025
Program pulse duration increase for NAND program failure2025
Non-volatile memory with slow voltage ramp compensation2025
Evolving bad block detection in non-volatile memory2025
Non-volatile memory with faster post-erase defect testing2025
Non-volatile memory with faster post-erase defect testing2025
Optimized erratic program detection process2025
Optimized erratic program detection process2025
Apparatus and method for detecting neighbor plane erase failures2025