Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selectively writing back dirty cache lines concurrently with processing

Selectively writing back dirty cache lines concurrently with processing

US Patent 11562459 · Granted Jan 24, 2023

Estimated economic value: $206,859,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated geometry optimization for analog, mixed-signal circuit design2025
Hybrid binning2025
Workload-based clocking for circuitry components2025
Compressing texture data on a per-channel basis2025
Hybrid render with deferred primitive batch binning2025
Multi-algorithmic approach to represent highly non-linear high dimensional space2025
Processing system with selective priority-based two-level binning2025
Methods and aparatuses for charging hybrid battery pack2024
VMID as a GPU task container for virtualization2024
Fine grained replay control in binning hardware2024
Graphics processing unit with selective two-level binning2024
Systems and methods for distributed rendering using two-level binning2024