Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Merged machine-level intermediate representation optimizations

Merged machine-level intermediate representation optimizations

US Patent 11550554 · Granted Jan 10, 2023

Estimated economic value: $233,678,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compiler sub expression directed acyclic graph (DAG) remat for register pressure2021
Pre-instruction scheduling rematerialization for register pressure reduction2021
Techniques for scheduling instructions in compiling source code2021
Interactive code optimizer2020
Semantic comparison of computer compiler traces2019
Interactive code optimizer2019
Dependency matrix for the determination of load dependencies2016
Unified high-frequency out-of-order pick queue with support for triggering early2015
Accessing a multibank register file using a thread identifier2013
Memory with write port configured for double pump write2010