Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for phase shift reduction in a single crystal multiple output clock system

Techniques for phase shift reduction in a single crystal multiple output clock system

US Patent 11480992 · Granted Oct 25, 2022

Estimated economic value: $17,183,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power supply rejection enhancer2024
Nonlinear current mirror for fast transient and low power regulator2024
Integrated circuit package with internal circuitry to detect external component 2024
Low-dropout (LDO) voltage regulator with voltage droop compensation circuit2023
Power supply rejection enhancer2023
Voltage reference architecture2022
Area efficient slew-rate controlled driver2021
Multi-mode oscillation circuitry with stepping control2021
Area efficient slew-rate controlled driver2021
Systems and methods for power conservation in a phase locked loop (PLL)2020
Electronic circuit for single-event latch-up detection and protection2020
Hybrid-controlled clock generation2019