Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for power conservation in a phase locked loop (PLL)

Systems and methods for power conservation in a phase locked loop (PLL)

US Patent 10727838 · Granted Jul 28, 2020

Estimated economic value: $15,172,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for phase shift reduction in a single crystal multiple output clock s2022
Multi-mode oscillation circuitry with stepping control2021
Comparator for globally distributed regulators2019
Hybrid-controlled clock generation2019
Low latency transmission systems and methods for long distances in soundwire sys2019
Apparatuses, methods, and systems for enabling higher current charging of Univer2019
Globally distributed regulators2019
Increased data flow in universal serial bus (USB) cables2018
Link layer to physical layer (PHY) serial interface2018
Low latency transmission systems and methods for long distances in soundwire sys2018
Digital sub-regulators2018
Using USB signaling to trigger a device to enter a mode of operation2017