Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked vertical transistor erasable programmable read-only memory and programmable inverter devices

Stacked vertical transistor erasable programmable read-only memory and programmable inverter devices

US Patent 11476264 · Granted Oct 18, 2022

Estimated economic value: $6,904,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selective optical tuning of qubit two-level system interactions using bandpass f2025
Vertically stacked cascode bipolar junction transistor (BJT) pair sensor2025
Vertically stacked cascode bipolar junction transistor (BJT) pair sensor2025
Stacked complementary field effect transistors2025
Power distribution network with backside power rail2025
Tunnel field effect transistor devices2025
Tunnel field effect transistor devices2025
Forksheet transistor with dual depth late cell boundary cut2025
Hybrid stacked field effect transistors2025
Hybrid stacked field effect transistors2025
Gate induced drain leakage reduction in FinFETs2025
Textured cobalt aluminum/magnesium-aluminum-oxide pedestal for memory devices2025