Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variation mitigation scheme for semi-digital mac array with a 2T-2 resistive memory element bitcell

Variation mitigation scheme for semi-digital mac array with a 2T-2 resistive memory element bitcell

US Patent 11475933 · Granted Oct 18, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Augmented reality devices for patients with retinitis pigmentosa and macular deg2025
Ultra pipelined accelerator for machine learning inference2025
Ultra pipelined accelerator for machine learning inference2025
High-density neuromorphic computing element2025
Monolithic multi-bit weight cell for neuromorphic computing2025
Monolithic multi-bit weight cell for neuromorphic computing2025
Monolithic multi-bit weight cell for neuromorphic computing2025
Integrated circuit with buried power rail and methods of manufacturing the same2025
Silicon and silicon germanium nanowire structures2024
Semiconductor cell blocks having non-integer multiple of cell heights2024
Semiconductor cell blocks having non-integer multiple of cell heights2024
High-density neuromorphic computing element2024