Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Periphery shoreline augmentation for integrated circuits

Periphery shoreline augmentation for integrated circuits

US Patent 11449247 · Granted Sep 20, 2022

Estimated economic value: $15,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Offset calibration method and apparatus for high bandwidth memory 3 (HBM3)2025
System and a method for aligning a programmable clock or strobe2025
System and a method for network-on-chip power management2025
Fabric die to fabric die interconnect for modularized integrated circuit devices2025
Network-on-chip system for optimizing data transfer2025
Memory controller for improving data integrity and providing data security and a2025
Method and a system for network-on-chip arbitration2025
Seemingly monolithic interface between separate integrated circuit die2025
Micro-network-on-chip and microsector infrastructure2024
Modular periphery tile for integrated circuit device2024
System and method for transferring configuration, management, debug information 2024
Interface bridge between integrated circuit die2024