Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mitigating read disturb effects in memory devices

Mitigating read disturb effects in memory devices

US Patent 11379304 · Granted Jul 5, 2022

Estimated economic value: $11,496,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus with response completion pacing2025
Namespace management for memory sub-systems2025
Performance control for a memory sub-system2025
Memory sub-system with dynamic calibration using component-based function(s)2025
Read counter for quality of service design2025
Suspending memory erase operations to perform higher priority memory commands2025
Dynamic selection of cores for processing responses2024
Caching lookup tables for block family error avoidance2024
Apparatus with response completion pacing2024
Multi-pass data programming in a memory sub-system having multiple dies and plan2024
Logical unit number queues and logical unit number queue scheduling for memory d2024
Implementing automatic rate control in a memory sub-system2024