{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods for handling integrated circuit dies with defects", "item": "https://www.patentleaderboard.com/patent/11368158"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for handling integrated circuit dies with defects

Methods for handling integrated circuit dies with defects

US Patent 11368158 · Granted Jun 21, 2022

Estimated economic value: $17,814,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Workload-dependent integrated circuit operation based on power headroom2025
Workload-dependent integrated circuit operation based on power headroom2025
Techniques for power management in compute circuits2025
Dynamic loadlines for programmable fabric devices2025
Dynamic loadlines for programmable fabric devices2025
Controlled transition between configuration mode and user mode to reduce current2025
Controlled transition between configuration mode and user mode to reduce current2025
Self-gating flops for dynamic power reduction2025
Segmented row repair for programmable logic devices2025
Segmented row repair for programmable logic devices2025
Systems and methods for circuit design dependent programmable maximum junction t2025
Systems and methods to reduce voltage guardband2025