Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Countermeasure for reducing peak current during programming by optimizing timing of latch scan operations

Countermeasure for reducing peak current during programming by optimizing timing of latch scan operations

US Patent 11361835 · Granted Jun 14, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program refresh with gate-induced drain leakage2025
Selection of erase policy in a memory device2025
Adaptive sensing time for memory operations2025
Dynamic erase operation selection using erase policy2025
Single-level cell programming with adaptive wordline ramp rate2025
Corrective reads with improved recovery from data retention loss2025
Dynamic 1-tier scan for high performance 3D NAND2025
Dynamic read retry voltage sequences in a memory subsystem2025
Memory read operation using a voltage pattern based on a read command type2025
Adaptive pre-read management in multi-pass programming2025
Write-once memory encoded data2025
Memory programming using consecutive coarse-fine programming operations of thres2025