Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced latency multiplier circuitry for very large numbers

Reduced latency multiplier circuitry for very large numbers

US Patent 11301213 · Granted Apr 12, 2022

Estimated economic value: $16,909,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hazard mitigation for lightweight processor cores2025
FPGA specialist processing block for machine learning2025
Vector processor architectures2025
Rank-based dot product circuitry2025
High precision decomposable DSP entity2024
Systems and methods for low latency modular multiplication2024
Systems and methods for low latency modular multiplication2024
Programmable integrated circuit underlay2024
Efficient dual-path floating-point arithmetic operators2024
Integrated circuits with machine learning extensions2024
Floating-point dynamic range expansion2024
Floating-point dynamic range expansion2024