{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Initialization sequencing of chiplet I/O channels within a chiplet system", "item": "https://www.patentleaderboard.com/patent/11294848"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Initialization sequencing of chiplet I/O channels within a chiplet system

Initialization sequencing of chiplet I/O channels within a chiplet system

US Patent 11294848 · Granted Apr 5, 2022

Estimated economic value: $17,375,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Identifying memory hotspots2025
Host-preferred memory operation2025
Host-preferred memory operation2025
Queueing asynchronous events for acceptance by threads executing in a barrel pro2025
Edge interface placements to enable chiplet rotation into multi-chiplet cluster2025
Access request reordering across a multiple-channel interface for memory-based c2025
Access request reordering for memory-based communication queues2025
Row clear features for memory devices and associated methods and systems2025
Selective cache line memory encryption2025
Multiple channel memory system2025
Self-scheduling threads in a processor based on a threshold associated with pipe2025
Detecting infinite loops in a programmable atomic transaction2025