Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and circuits for deadlock avoidance

Methods and circuits for deadlock avoidance

US Patent 11281618 · Granted Mar 22, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods to extend NoC interconnect across multiple dice in 3D2025
Integrated circuit transaction redundancy2025
Localized and relocatable software placement and NoC-based access to memory cont2025
Adaptive integrated programmable device platform2025
Network-on-chip architecture for handling different data sizes2025
NoC routing in a multi-chip device2025
Chip bump interface compatible with different orientations and types of devices2025
Synchronization of system resources in a multi-socket data processing system2025
NoC buffer management for virtual channels2024
System and method for secure deconstruction sensor in a heterogeneous integratio2024
IC with adaptive chip-to-chip interface to support different chip-to-chip2024
Efficiency and quality of service improvements for systems with higher bandwidth2024