Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient memory utilisation in a processing cluster having a split mode and a lock mode

Efficient memory utilisation in a processing cluster having a split mode and a lock mode

US Patent 11221899 · Granted Jan 11, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quantum error correction code decoder and associated methods2024
Programmable instruction buffering for accumulating a burst of instructions2023
Error protection key generation method and system2022
Apparatus and method2021
Data handling circuitry performing memory data handling function and test circui2021
Programmable instruction buffering of a burst of instructions including a pendin2020
Instruction prefetch halting upon predecoding predetermined instruction types2020
Context sensitive barriers with an implicit access ordering constraint for a vic2019
Self-testing in a processor core2019
Apparatus and method for generating an error code for a block comprising a plura2018
System register access2018
Transmission control checking for interconnect circuitry2018