Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for generating an error code for a block comprising a plurality of data bits and a plurality of address bits

Apparatus and method for generating an error code for a block comprising a plurality of data bits and a plurality of address bits

US Patent 10084478 · Granted Sep 25, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quantum error correction code decoder and associated methods2024
Programmable instruction buffering for accumulating a burst of instructions2023
Error protection key generation method and system2022
Efficient memory utilisation in a processing cluster having a split mode and a l2022
Data handling circuitry performing memory data handling function and test circui2021
Programmable instruction buffering of a burst of instructions including a pendin2020
Instruction prefetch halting upon predecoding predetermined instruction types2020
Context sensitive barriers with an implicit access ordering constraint for a vic2019
Self-testing in a processor core2019
Dynamic cache allocation policy adaptation in a data processing apparatus2017