Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low clock load dynamic dual output latch circuit

Low clock load dynamic dual output latch circuit

US Patent 11218137 · Granted Jan 4, 2022

Estimated economic value: $58,261,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Antenna structure2025
Local interconnect power rails and upper power rails2025
Retention flip-flop with multiple positive supply voltage domains2025
Compounds and methods for inhibiting CYP26 enzymes2025
Cell layouts2025
Compact memory-in-pixel display structure2025
System and method employing power-optimized timing closure2025
Circuit structure and related method for radiation resistant memory cell2024
Semiconductor device with transistor local interconnects2024
Post-manufacture latch timing control blocks in pipelined processors2024
Semiconductor structure including sectioned well region2024
Back bias control for always-on circuit section enabling leakage reduction durin2024