Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Distributed programmable delay lines in a clock tree

Distributed programmable delay lines in a clock tree

US Patent 11210443 · Granted Dec 28, 2021

Estimated economic value: $27,770,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sharding for synchronous processors2024
Techniques for reducing uneven aging in integrated circuits2023
Techniques for reducing uneven aging in integrated circuits2021
Systems and methods for routing data across regions of an integrated circuit2021
Systems and methods for implementing learned parameter systems on a programmable2020
Method and apparatus for implementing a system-level design tool for design plan2020
Systems and methods for routing data across regions of an integrated circuit2020
Programmable circuit having multiple sectors2019
Network-on-chip with fixed and configurable functions2019
Programmable logic device with integrated network-on-chip2019
Regional design-dependent voltage control and clocking2019
Methods and apparatus for embedding an error correction code in storage circuits2019