Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with high-speed clock bypass before reset

Integrated circuit with high-speed clock bypass before reset

US Patent 11196424 · Granted Dec 7, 2021

Estimated economic value: $28,643,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power-on-reset signal isolation during lower power mode2025
Adaptive voltage scaling using temperature and performance sensors2025
System on a chip with an integrated configurable safety master microcontroller u2025
Non-volatile memory compression for memory repair2025
Distributed mechanism for fine-grained test power control2025
Integrated circuit with debugger and arbitration interface2025
Zero latency prefetching in caches2025
Integrated circuit with state machine for pre-boot self-tests2024
Integrated circuit with low power mode management2024
Servicing CPU demand requests with inflight prefetches2024
Apparatus and mechanism to support multiple time domains in a single SoC for tim2024
Technique for clock alignment supporting reset isolation2024