Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique to improve bandwidth and high frequency return loss for push-pull buffer architecture

Technique to improve bandwidth and high frequency return loss for push-pull buffer architecture

US Patent 11196412 · Granted Dec 7, 2021

Estimated economic value: $68,705,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigating gain mismatch interference in analog-to-digital converter circuitry2025
Buffer circuitry having improved bandwidth and return loss2024
Wideband digital step attenuator and buffer circuitry for a receiver system2024
Switched capacitor circuitry for mitigating pole-zero doublet errors in an analo2024
Low frequency power supply spur reduction in clock signals2023
Low frequency power supply spur reduction in clock signals2023
Cross-coupling of switched-capacitor output common-mode feedback capacitors in d2022
Pipelined analog-to-digital converter2022
Integrating amplifier with improved noise rejection2021
Differential analog input buffer2021
Analog input buffer2021
Analog input buffer2021