Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Switched capacitor circuitry for mitigating pole-zero doublet errors in an analog circuit

Switched capacitor circuitry for mitigating pole-zero doublet errors in an analog circuit

US Patent 12015419 · Granted Jun 18, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigating gain mismatch interference in analog-to-digital converter circuitry2025
Buffer circuitry having improved bandwidth and return loss2024
Wideband digital step attenuator and buffer circuitry for a receiver system2024
Low frequency power supply spur reduction in clock signals2023
Low frequency power supply spur reduction in clock signals2023
Differential analog input buffer2021
Technique to improve bandwidth and high frequency return loss for push-pull buff2021
Analog input buffer2021
Non-linearity correction2021
Switch leakage compensation circuits2020
Pattern based estimation of errors in ADC2019
Telescopic amplifier with improved common mode settling2018