Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked chip layout

Stacked chip layout

US Patent 11188701 · Granted Nov 30, 2021

Estimated economic value: $16,535,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Minimum intrinsic timing utilization auto alignment on multi-die system2023
Stacked chip layout and method of making the same2020
Transceiver and clock generation module2019
Stacked chip layout having overlapped regions2018
Delay signal generating apparatus using glitch free digitally controlled delay l2018
Data sampling alignment method for memory interface2018
On-chip eye diagram capture2017
Semiconductor device for simultaneous operation at two temperature ranges2017
Data sampling alignment method for memory inferface2017
Supply boost device2017
System and method for calibrating chips in a 3D chip stack architecture2016
Method of making stacked chip layout2016