Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for calibrating chips in a 3D chip stack architecture

System and method for calibrating chips in a 3D chip stack architecture

US Patent 9503061 · Granted Nov 22, 2016

Estimated economic value: $1,913,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized layout cell2025
Coarse-mover with sequential finer tuning step2025
Automatic hybrid oscillator gain adjustor circuit2025
Method of fabricating semiconductor devices having different architectures and s2025
Circuits designed and manufactured with first and second fin boundaries2025
Integrated circuit with feol resistor2025
Integrated circuit with feol resistor2025
Apparatus and method of optimizing an integrated circuit design2025
Sensing circuit and sensing method thereof2025
Sensing circuit and sensing method thereof2025
Circuit and method for duty cycle adjustment2025
Systems and methods for phase locked loop realignment with skew cancellation2025