Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › VLAN-aware clock hierarchy

VLAN-aware clock hierarchy

US Patent 11184097 · Granted Nov 23, 2021

Estimated economic value: $89,350,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Utilization of visibility feature to obtain and incorporate drop reasons into mi2025
Precision time protocol with multi-chassis link aggregation groups2025
Precision time protocol with multi-chassis link aggregation groups2025
VLAN-aware clock synchronization2024
VLAN-aware clock synchronization2024
VLAN-aware clock synchronization2024
Precision time protocol with multi-chassis link aggregation groups2022
Precision time protocol with multi-chassis link aggregation groups2022
VLAN-aware clock synchronization2022
VLAN-aware clock synchronization2022
VLAN-aware clock synchronization2022
Management message loop detection in precision time protocol2021