Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and method for reducing row address to column address delay

Apparatuses and method for reducing row address to column address delay

US Patent 11176978 · Granted Nov 16, 2021

Estimated economic value: $19,987,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device control schemes, and associated methods, devices, and systems2025
Word line driver circuitry including shared driver gates, and associated methods2025
Storing memory array operational information in non-volatile subarrays2024
Single column select architecture for sense amplifier circuity2024
Apparatuses and methods for compensated sense amplifier with cross coupled N-typ2024
Apparatuses and methods for single-ended sense amplifiers2024
Pre-sense gut node amplification in sense amplifier2024
Generating access line voltages2024
Multi-level storage in ferroelectric memory2023
Integrated assemblies comprising memory cells and shielding material between the2023
Apparatuses and methods including ferroelectric memory and for operating ferroel2023
Ferroelectric memory cell sensing2022