Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Spacer-defined process for lithography-etch double patterning for interconnects

Spacer-defined process for lithography-etch double patterning for interconnects

US Patent 11164772 · Granted Nov 2, 2021

Estimated economic value: $2,126,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked fin semiconductor devices2025
Fabrication of embedded memory devices utilizing a self assembled monolayer2025
Alternating hardmasks for tight-pitch line formation2025
Alternating hardmasks for tight-pitch line formation2025
Dielectric reflow for boundary control2025
Dielectric reflow for boundary control2025
Multi-layer hardmask for defect reduction in EUV patterning2025
Additive interconnect formation2024
Airgap isolation for back-end-of-the-line semiconductor interconnect structure w2024
Self aligned pattern formation post spacer etchback in tight pitch configuration2024
Litho-litho-etch (LLE) multi color resist2024
Polymer brush adhesion promoter with UV cleavable linker2024