Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing atomic primitives using cache line locking

Implementing atomic primitives using cache line locking

US Patent 11157407 · Granted Oct 26, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and architecture including processor and neural network accelerator2024
Device and method for hardware-efficient adaptive calculation of floating-point 2024
Device and method for calculating elementary functions using successive cumulati2024
System and method to implement masked vector instructions2023
Monolithic vector processor configured to operate on variable length vectors usi2023
System and architecture of neural network accelerator2021
Vector processor to operate on variable length vectors using graphics processing2021
Processor with mode support2021
Vector processor to operate on variable length vectors with out-of-order executi2020
Vector processor configured to operate on variable length vectors using one or m2020
Vector processor configured to operate on variable length vectors using instruct2020
Variable translation-lookaside buffer (TLB) indexing2020