Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Offsetting capacitance of a digit line coupled to storage memory cells coupled to a sense amplifier using offset memory cells

Offsetting capacitance of a digit line coupled to storage memory cells coupled to a sense amplifier using offset memory cells

US Patent 11145358 · Granted Oct 12, 2021

Estimated economic value: $15,878,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated assemblies having voltage sources coupled to shields and/or plate ele2025
Memory arrays with vertical transistors and the formation thereof2025
Sensing scheme for a memory with shared sense components2025
Computer-readable media and methods for generating a geospatial image map2025
Storing memory array operational information in non-volatile subarrays2024
Integrated memory comprising secondary access devices between digit lines and pr2024
Integrated components which have both horizontally-oriented transistors and vert2024
Sensing scheme for a memory with shared sense components2024
Apparatuses and methods for memory including ferroelectric memory cells and diel2024
Storage and offset memory cells2023
Array data bit inversion2023
Apparatuses and methods including ferroelectric memory and for operating ferroel2023