Formal verification with EDA application and hardware prototyping platform

Assignee

• Cadence Design Systems

Inventors

• Tulio Paschoalin Leao (3 patents)
• Petros Daniel Fernandes de Medeiros Félix (1 patents)
• Julia Pinheiro de Oliveira (1 patents)
• Arthur Ribeiro Araujo (1 patents)
• Lucas Martins Chaves (2 patents)
• Andrei dos Santos Silva (1 patents)
• Pablo Nunes Agra Belmonte (1 patents)

View full patent text on Google Patents →