Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Forming terminations in stacked memory arrays

Forming terminations in stacked memory arrays

US Patent 11121146 · Granted Sep 14, 2021

Estimated economic value: $15,044,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing a memory structure having stacked data lines and conduc2025
Method for manufacturing a memory structure having stacked data lines and conduc2025
Microelectronic devices including stair step structures, and related memory devi2025
Memory circuitry and methods used in forming memory circuitry2025
System for predicting properties of structures, imager system, and related metho2025
Methods of forming microelectronic devices including differently sized conductiv2025
Memory array having an intervening material between adjacent memory blocks with 2025
Microelectronic devices including slot structures, and related electronic system2025
Microelectronic devices including stadium structures2025
Electronic devices including support pillars in slot regions, and related memory2025
Microelectronic devices and memory devices including support pillars2025
Microelectronic devices and related memory devices2025