Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Small loop delay clock and data recovery block for high-speed next generation C-PHY

Small loop delay clock and data recovery block for high-speed next generation C-PHY

US Patent 11095425 · Granted Aug 17, 2021

Estimated economic value: $27,700,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Control signal generation for a delay line2025
Low-power synchronization using transition detection2025
Data communication apparatus with receiver employing transmitter supply voltage 2025
Radio frequency interference common mode injection in a C-PHY receiver2025
Machine learning based power and performance optimization system and method for 2024
Control method, electronic apparatus, and computer-readable storage medium2024
Comparator integration time stabilization technique utilizing common mode mitiga2023
C-PHY receiver with self-regulated common mode servo loop2023
C-PHY receiver with self-regulated common mode servo loop2023
Device for measuring surface temperature of turbine blade based on rotatable pri2023
C-PHY half-rate wire state encoder and decoder2023
C-PHY half-rate wire state encoder and decoder2023