Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enabling high at-speed test coverage of functional memory interface logic by selective usage of test paths

Enabling high at-speed test coverage of functional memory interface logic by selective usage of test paths

US Patent 11087857 · Granted Aug 10, 2021

Estimated economic value: $40,116,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Control of robotic arms through hybrid inverse kinematics and intuitive referenc2025
Memory BIST circuit and method2025
Non-volatile memory compression for memory repair2025
At-speed test of functional memory interface logic in devices2025
At-speed test of functional memory interface logic in devices2025
Distributed mechanism for fine-grained test power control2025
Methods and apparatus to characterize memory2024
Serial peripheral interface with multi-controller daisy chain2024
Methods and apparatus to identify faults in processors2024
Built-in memory repair with repair code compression2024
Management of multiple memory in-field self-repair options2024
Robotic end effectors for use with robotic manipulators2024