Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock domain crossing verification of integrated circuit design using parameter inference

Clock domain crossing verification of integrated circuit design using parameter inference

US Patent 11087059 · Granted Aug 10, 2021

Estimated economic value: $131,526,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for determining incoming observation to be out-of-distribution2025
Multi-machine version independent hierarchical verification2025
Hardware security checks in static verification of integrated circuit designs2025
Method and system for secure data transmission2025
Memory optimization for storing objects in nested hash maps used in electronic d2024
Reset domain crossing detection and simulation2024
Machine learning (ML)-based static verification for derived hardware-design elem2022
Convergence centric coverage for clock domain crossing (CDC) jitter in simulatio2022
Convergence centric coverage for clock domain crossing (CDC) jitter in simulatio2022
Convergence centric coverage for clock domain crossing (CDC) jitter in simulatio2022
Determining and verifying metastability in clock domain crossings2022
Verifying glitches in reset path using formal verification and simulation2022