Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processing merging predicated instruction with timing permitting previous value of destination register to be unavailable when the merging predicated instruction is at a given pipeline stage at which a processing result is determined

Processing merging predicated instruction with timing permitting previous value of destination register to be unavailable when the merging predicated instruction is at a given pipeline stage at which a processing result is determined

US Patent 11036510 · Granted Jun 15, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for supporting out-of-order program execution of instructio2022
Program instruction fusion2022
Apparatus and method of capturing a register state2022
Multiplier circuit2021
Varying micro-operation composition based on estimated value of predicate value 2021
Varying micro-operation composition based on estimated value of predicate value 2021
Modifying behavior of a data processing unit using rewritable behavior mappings 2020
Configurable SIMD multiplication circuit2020
Apparatus and method for using predicted result values2020
Fusion of instructions by delaying handling of a partial subset of a fusible gro2020
Handling stalling event for multiple thread pipeline, and triggering action base2020
Allocating a register to an instruction using register index information2019