Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hybrid deferred assertion for circuit design

Hybrid deferred assertion for circuit design

US Patent 11023637 · Granted Jun 1, 2021

Estimated economic value: $45,553,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Communications server apparatus, method and communications system for managing r2023
Electronic system for integration of communication channels and active cross-cha2022
Concurrent fault co-simulator2021
Device and method for determining information related to a medical device2021
Device and method for determining information related to a medical device2019
Managing playback of media content with location data2018
Dual drug pen-injection device with micro-reservoirs carrying secondary drug for2016
System, method, and computer program product for power supply network visualizat2015
Device and method for determining information related to a medical device2015
Method and system for providing an implicit unknown value to user ENUM data cons2015
Method and system for providing an implicit unknown value to user ENUM data cons2015
Method and system for providing an implicit unknown value to user enum data cons2014