Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit that injects offsets into recovered clock to simulate presence of jitter in input signal

Integrated circuit that injects offsets into recovered clock to simulate presence of jitter in input signal

US Patent 11022639 · Granted Jun 1, 2021

Estimated economic value: $4,467,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-speed signaling systems with adaptable pre-emphasis and equalization2025
Equalizers, communication systems and operating methods thereof2025
Interface with variable data rate2025
Interface with variable data rate2025
Edge based partial response equalization2025
Edge based partial response equalization2025
High-speed signaling systems and methods with adaptable, continuous-time equaliz2025
High-speed signaling systems and methods with adaptable, continuous-time equaliz2025
Hybrid serial receiver circuit2025
Memory device comprising programmable command-and-address and/or data interfaces2024
Data transmission using delayed timing signals2024
Interface with variable data rate2024