Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Preemptive read refresh in memories with time-varying error rates

Preemptive read refresh in memories with time-varying error rates

US Patent 11004534 · Granted May 11, 2021

Estimated economic value: $21,304,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient periodic backend refresh reads for reducing bit error rate in memory d2025
Apparatus with multi-deck read level management and methods for operating the sa2025
Partial block handling protocol in a non-volatile memory device2025
Memory read calibration based on memory device-originated metrics characterizing2025
Modification of program voltage level with read or program-verify adjustment for2025
Prioritization of successful read recovery operations for a memory device2025
Monitoring memory device health according to data storage metrics2025
Efficient memory use to support soft information in bit flipping decoders2025
Reducing bit error rate in memory devices2025
Early stopping of bit-flip low density parity check decoding based on syndrome w2025
Managing the programming of an open translation unit2025
Managing a hybrid error recovery process in a memory sub-system2025