Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asymmetric coherency protocol for first and second processing circuitry having different levels of fault protection or fault detection

Asymmetric coherency protocol for first and second processing circuitry having different levels of fault protection or fault detection

US Patent 10997076 · Granted May 4, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache prefetching2025
Error correction code2025
Lookup circuitry for secure and non-secure storage2025
Apparatus and method for detecting errors in a memory device2024
Apparatus and method2024
Apparatus and method for triggering action2023
Apparatus and method for performing linear interpolation2023
Processing pipeline with first and second processing modes having different perf2023
Processing pipeline with first and second processing modes having different perf2023
Programmable instruction buffering for accumulating a burst of instructions2023
Deferred system error exception handling in a data processing apparatus2022
Variable-length-instruction processing modes2022