Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming conductive vias and methods of forming memory circuitry

Methods of forming conductive vias and methods of forming memory circuitry

US Patent 10964592 · Granted Mar 30, 2021

Estimated economic value: $32,966,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Array of vertical transistors and method used in forming an array of vertical tr2025
Epitaxial single crystalline silicon growth for a horizontal access device2025
Single crystalline silicon stack formation and bonding to a cmos wafer2025
Channel conduction in semiconductor devices2024
Microelectronic devices and memory devices2024
Recessed channel fin integration2024
Conductive line contact regions having multiple multi-direction conductive lines2024
Single crystalline silicon stack formation and bonding to a CMOS wafer2024
Bottom electrode contact for a vertical three-dimensional memory2023
Microelectronic devices including semiconductive pillar structures, and related 2023
Channel conduction in semiconductor devices2023
Multi-direction conductive line and staircase contact for semiconductor devices2023