Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Recessed channel fin integration

Recessed channel fin integration

US Patent 12004341 · Granted Jun 4, 2024

Estimated economic value: $27,497,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display device2025
Array of vertical transistors and method used in forming an array of vertical tr2025
Epitaxial single crystalline silicon growth for a horizontal access device2025
Single crystalline silicon stack formation and bonding to a cmos wafer2025
Channel conduction in semiconductor devices2024
Microelectronic devices and memory devices2024
Microelectronic devices and memory devices2024
Buried connection line for peripheral area of a memory device2024
Vertical contacts for semiconductor devices2024
Conductive line contact regions having multiple multi-direction conductive lines2024
Integrated assemblies and semiconductor memory devices2024
Single crystalline silicon stack formation and bonding to a CMOS wafer2024